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X-ray radiation hardness of FD-SOI n- and p-MOSFET has been investigated. After 
1.4 kGy(Si) irradiation, 15% drain current increase for n-MOSFET and 20% drain 
current decrease for p-MOSFET are observed. From analysis of gmmax-Vsub, the 
major cause of n-MOSFET drain current change is the generated positive charge in 
BOX. On the other hand, the major cause of p-MOSFET drain current change is the 
radiation induced gate channel modulation by the generated positive charge in 
sidewall spacer. It is confirmed that the p-MOSFET drain current change is 
improved by higher PLDD dose. Thinner BOX is also proposed for further radiation 
hardness improvement. 
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1   Introduction 
Technical demand to utilize fully depleted Silicon-on Insulator (FD-SOI) devices in future large scale 
integrated circuit technology is increasing because of its scalability, ultra-low power consumption, and 
wide temperature range operation. In addition, the SOI structure is one of three dimensional devices 
if the active or passive elements are constructed in the handle wafer of SOI. Using this concepts, an 
X-ray image sensor as shown in Fig. 1 has been proposed and demonstrated [1]. Owing to monolithic 
structure of the SOI sensor, the fine pixel size can be realized which is indispensable for future sensors 
in science or medical application with high resolution. In this sensor, all of circuits are consisted in the 
FD-SOI layer. Therefore, radiation hardness of FD-SOI metal-oxide-semiconductor field-effect-
transistors (MOSFET) has to be enough high to operate correctly in such circumstance. Actually, it is 
reported that the radiation hardness for single event upset (SEU) is improved by using FD-SOI 
technology, but total ionizing dose (TID) degradation is one of crucial issues [2]. In this presentation, 
the causes of X-ray irradiation damage of the FD-SOI n- and p-MOSFET are investigated in detail. 
Based on the investigation results, improvement methods for the radiation hardness are also proposed. 
 
Figure 1. Schematic cross section of X-ray sensor 
 
2   Experimental Procedure 
A 0.2 µm FD-SOI CMOS process prepared by Lapis Semiconductor Co., Ltd. [3] is used to fabricate 
FD-SOI n- and p-MOSFETs. The thickness of buried oxide (BOX), SOI layer, and gate oxide are 200 
nm, 40 nm, and 4.5 nm, respectively. A conventional lightly doped drain structure was employed to 
reduce electric field at the drain and short channel effect. Salicided diffusion and poly silicon was also 
adopted to make the parasitic resistance low and the reliable contact [4]. The X-ray irradiated and 
measured MOSFETs were designed 0.2 to 10 µm in gate length with constant gate width of 10 µm. 
Ids-Vgs curves with |Vds|=0.1 V were measured before and after the X-ray irradiation. The linear region 
drain current, Id_lin, was measured at |Vds|=0.1 V and |Vgs|=1.79 V and the threshold voltage, Vto, was 
extracted from extrapolation from Ids-Vgs around gmmax. The X-ray irradiation was carried out by 
RIKEN using wafer-level X-ray irradiation system [5]. The dose rates were 0.018 Gy(Si)/s for analysis 
nd 3.0 Gy(Si) for confirmation experiments of the process improvement.  
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2   Results and Discussion 
(1) TID radiation hardness of current FD-SOI MOSFETs 
Figure 2 shows the linear region drain current change by the X-ray irradiation for n-MOSFET (Nch 
core) and p-MOSFET (Pch core). After 1.4 kGy(Si) irradiation, the change is around 15% increase for 
n-MOSFET and 20% decrease for p-MOSFET. Improvement of the radiation hardness has to be 
achieved at least more than 10-20 kGy(Si) within 10% drain current change. To improve the radiation 
hardness, the causes of drain current change by the X-ray irradiation are needed to find out. In general, 
MOSFET characteristic change by the X-ray irradiation is reported to be due to the positive charge 
generation in oxide and the interface state generation between oxide and silicon [6]. In FD-SOI case, 
there are two oxide films as BOX and gate oxide and two interfaces between gate oxide and SOI and 
between BOX and SOI. We should pay attention to these two oxide films and two interfaces. In the 
case of n-MOSFET, the drain current increases with the X-ray irradiation. Then, this may be caused 
by the positive change in gate oxide or BOX. To improve the radiation hardness of n-MOSFET, we 
have to distinguish which is the dominant cause of drain current change in n-MOSFET, charge in gate 
oxide or charge in BOX. In the case of p-MOSFET, the drain current decreases. Then, the suspected 
causes are (i)|Vto| increase by the charge in gate oxide, (ii)positive back-bias by the charge in BOX, 
(iii)local |Vto| increase by the charge in sidewall spacer, and (iv)mobility reduction by the generated 
interface states. Then, we need new analysis tool to identify which is the dominant cause in the p-
MOSFET drain current change. 
 
Figure 2. Drain current change for n- and p-MOSFET as a function of X-ray dose 
(2) Cause of n-MOSFET drain current change 
The possible causes to increase n-MOSFET drain current are the positive charge in gate oxide or BOX. 
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To distinguish the causes, we proposed analysis using maximum trans-conductance dependence on 
substrate bias (gmmax-Vsub). The typical gmmax-Vsub characteristic is shown as blue line in Figure 3. After 
the X-ray irradiation, the gmmax-Vsub curve may shift as orange line in the figure.  
 
Figure 3. Schematic gmmax-Vsub characteristics before and after X-ray irradiation. 
 
Then, the shift of ① is ∆Vsub and number of trapped holes in BOX, Not_box, is given by 
_ = 	
_ ∆                                                                             (1) 
where Tox_box is the BOX oxide thickness, q is the elementary electron charge, and ε is the permittivity 
of oxide. The number of trapped holes in gate oxide Not_gox is also calculated from 
_ = 	
_ _(0 + ∆) − _(0)                                          (2) 
where Vtt_int(x) is the threshold voltage at Vsub=x for the fresh device and Vtt_deg(x) is that for the 
irradiated device. The gmmax-Vsub characteristics for each X-ray dose are shown in Figure 4. The 
calculated number of trapped holes in gate oxide and BOX is shown in Figure 5 (a) as a function of 
X-ray dose. Based on the results of Figure 5 (a), calculated ∆Vto is shown in Figure 5 (b). As shown 
in the figure, Vto shift by charge in gate oxide is only 30 mV but that by charge in BOX is 130 mV. 
Therefore, the generated charge in BOX is the major cause of the drain current change in n-MOSFET. 
To improve the radiation hardness of n-MOSFET, the charge generation in BOX must be reduced. The 
proposal of improvement will be discussed later. 
 
(3) Cause of p-MOSFET drain current change 
As mentioned above, the possible causes of p-MOSFET drain current change are (i)|Vto| increase by 
the charge in gate oxide, (ii)positive back-bias by the charge in BOX, (iii)local |Vto| increase by the 
charge in sidewall spacer, and (iv)mobility reduction by the generated interface states. To distinguish 
which is the dominant cause, analysis by Terada’s method [7] is used. In Terada’s method, measured 
source to drain resistance Rm including parasitic source drain resistance Rext is given by 
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 =  !"#$$ % + &'%
 !"#$$ + (                                                          (3) 
Where ρch is the channel sheet resistance, Weff is the effective gate width, L is the gate length in design, 
δL is the gate length bias from designed to effective gate length. 
 
Figure 4. gmmax-Vsub characteristics for each X-ray dose. 
 
                           (a)                                  (b) 
Figure 5. (a) Number of trapped holes in gate oxide and BOX as a function of X-ray dose and (b) estimated Vto shift 
from results of (a). 
 
Using different gate length MOSFET set and varying Vgs-Vto, δL and Rext can be extracted. In addition, 
ρch is given by 
 !" = 1*+, − -                                                                   (4) 
and the mobility µ can be calculated from the linear relationship between 1/ρch and Vgs-Vto. The 
extracted change in µ, δL, and Rext is shown in Figure 6 as a function of X-ray dose both for n- and p-
MOSFETs. 
 
 
0
1
2
3
4
5
6
7
8
0.001 0.01 0.1 1 10
N
u
m
be
r 
o
f t
ra
pp
ed
 
ho
le
s 
[ ×
10
11
cm
-
2 ]
X-ray Dose [kGy (Si)]
in Gate Oxide
in BOX
Not_BOX
Not_GO
-0.200
-0.150
-0.100
-0.050
0.000
0.001 0.01 0.1 1 10
∆V
to
[V
]
X-ray Dose [kGy(Si)]
w/ Vsub correction
w/o Vsub correction
6 
 
 
Figure. 6 Extracted µ, δL, and Rext by Terada’s method as a function of X-ray dose. 
 
In the case of n-MOSFET, only change of µ by the X-ray irradiation is observed whereas no change 
in δL and Rext. This can be agreed with previous analysis of n-MOSFET radiation degradation. On the 
other hand, δL and Rext increase by the irradiation is observed in the case of p-MOSFET, whereas 
change of µ is small. Therefore, the dominant cause of p-MOSFET drain current change by X-ray 
irradiation should be related to the gate length modulation and the parasitic resistance increase. With 
consideration of these phenomena, the cause must be located at the edge of gate. We suspect the drain 
current change is due to the generated positive charge in sidewall spacer and the charge modulates the 
threshold voltage of the gate edge MOSFET and explained in [8]. In this explanation, the generated 
number of holes in the sidewall spacer ∆Not_sw is a function of ∆δL as 
∆_/ = 2	%$$0
_/ ∆'%                                                              (5) 
Where Leff1 is the effective gate length of the gate edge MOSFET and Tox_sw is the effective sidewall 
spacer thickness. From calculation of Eq. (5) using ∆δL, ∆Not_sw is estimated and compared to the 
generated number of holes in BOX as shown in Figure 7. We confirmed the same trend and the gate 
length modulation is due to the generated positive charge in sidewall spacer.  
 
Figure 7. Generated number of holes in BOX and sidewall spacer. 
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(4) Improvement of p-MOSFET radiation hardness 
The cause of the drain current change of p-MOSFET is the threshold voltage change at the edge of 
gate due to the generated positive charge in sidewall spacer. To suppress this effect, all channel of 
MOSFET must be controlled by gate potential not by the charge in sidewall spacer. Then, the LDD 
region must be totally overlapped by the gate and higher LDD dose is suspected to improve this effect. 
Figure 8 shows the drain current change ratios for different PLDD dose after 112 kGy(Si) X-ray 
irradiation. It is clear that higher PLDD dose such as 6 time or 10 time improves the ratios from 80% 
to 20%. This is really great improvement for the radiation hardness. 
 
Figure 8 Drain current variation ratios for different PLDD dose. 
 
(5) Proposal for further radiation hardness improvement 
It is confirmed that higher PLDD dose greatly improves the radiation hardness but still there is current 
degradation after 112 kGy(Si) irradiation. In addition, we have to improve n-MOSFET radiation 
hardness. Based on measurement data, these degradations are caused by the generated positive charge 
in BOX. To reduce the effect by the charge in BOX, reducing BOX thickness is effective because the 
substrate bias shift by the generated positive charge is given by 
∆ = 1 2 3 (3)
45
6
73                                                                (6) 
where ρ is the generated charge in BOX and tox is the thickness of BOX. With assuming uniform 
charge distribution in BOX, ∆Vsub can be calculated for the different BOX thickness. The results are 
shown in Figure 9. When the BOX thickness is changed from 200 nm (current thickness) to 50 nm, 
the acceptable irradiation dose must be around three order different. If there is no high bias between 
handle silicon wafer and SOI, it is recommended to use the thinner BOX for the further improvement 
of radiation hardness. 
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Figure 9. Estimated ∆Vsub for different BOX thickness 
 
Summary 
The FD-SOI n- and p-MOSFET degradation by X-ray irradiation has been investigated to find out the 
root cause of degradation. Based on investigated data, the suspected root cause is identified. In the 
case of n-MOSFET, the root cause is the positive charge generated by the X-ray irradiation. On the 
other hand, in the case of p-MOSFET, the root cause is the gate edge MOSFET threshold change due 
to the positive charge in sidewall spacer generated by the X-ray irradiation. The radiation hardness 
improvement has been done by higher PLDD dose based on the analysis results. Further improvement 
method, which is the thinner BOX, is also proposed. 
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